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FSInfra Red by MEMSSarcon Microsystems of Knoxville,Tennessee, and its partner, the
Sarnoff Corporation of Princeton,
New Jersey, have developed a pro-
totype IR imaging system that
exploits MEMS technology.
According to the developers, every
pixel of the 320 x 240 pixel array
can detect IR radiation with a sen-
sitivity 10-20 times better than that
of competing uncooled detectors.
The MEMS sensor can also be
cost-effectively produced in stan-
dard CMOS foundries, using con-
ventional processing techniques. 
When the first devices become
commercially available in the first
quarter of 2004, it is expected
that they will find their way into a
range of different IR cameras and
could be used for anything from
generating night images to seeing
through smoke.
PV level sensor 
Spanish University Centro de
Innovacion y Servicios of Ferrol,
Spain has developed a photo-
voltaic-based level sensor for
level  measuring opaque solids. It
consists of a series of PV modules
arranged into a vertical band illu-
minated by a light source. A com-
puting device can be applied to
get a digital level value.  The
University is looking for a JV or
manufacturing agreement.  The
operation of the PV-based level
sensor depends on the energy
generated by a series of PV mod-
ules connected into a vertical
band. The opaque solid does not
produce electric energy, while the
level sensor without solids pro-
duces electric energy proportion-
ally to light.   The sensor is easy to
manufacture and its production is
cheap.
Contact Rosa Freire Corzo:
galactea@cisgalicia.org
Targeting the sub-45µ domain
IMEC is launching two industrial
programmes. One is for
improved device performance
by implementing strained silicon
(Si) in the transistor channel for
scaled planar MOS devices  to
improve carrier mobility.
Research covers strained Si for-
mation on top of strain relaxed
buffer (SRB) layers, silicide for-
mation, shallow junctions, exten-
sions, compatibility, and
advanced strain characterisation
and device demonstration. IMEC
has a production technique for
thin SRBs of less than about
200µ.This can be applied selec-
tively to pre-formed isolation
structures such as
shallow trenches.
The second pro-
gramme will
exploit the high-
mobility features
of Ge to fabricate
high-performance
CMOS transistors.
Ge CMOS devices
being suited for
performance, low
power circuits
when compared
to advanced
strained Si layers.
The Ge CMOS devices targets
the feasibility demonstration of
fabricating Ge devices compati-
ble with a state-of-the-art Si pro-
duction line.These Ge devices
will include high-k materials and
metal gates to obtain aggressive-
ly scaled equivalent oxide thick-
ness targets  The studies are ini-
tially using 200mm equipment,
but will gradually transfer to
300mm equipment in IMEC's
new facility now under 
construction.
IMEC has also annouced a team
up with Soitec and Umicore to
drive development of germani-
um-on-insulator technology.
Each participant in this collabo-
rative effort will contribute
state-of-the-art technological
expertise in its respective field,
sharing data and findings.
Umicore, which has a solid
background in the commerciali-
sation and development of ger-
manium substrates, will be
responsible for the develop-
ment and production of the
200-mm and 300-mm crys-
talline germanium wafers.
Soitec will apply its expertise in
fabrication methodology, using
its Smart Cut process to transfer
a germanium layer from these
wafers to form a GeOI wafer.
IMEC will leverage its extensive
knowledge of high-k materials,
metal gates, device development
and characterisation, and
process integration to develop a
high-k layer deposition tech-
nique for GeOI substrates, as
well as defect inspection tech-
niques for the completed GeOI
wafers.This will enable wafer
suppliers to tune wafer quality
towards optimised device per-
formance. Finally, IMEC will fab-
ricate advanced devices to
demonstrate the potential of
GeOI substrates for the sub-45-
nm node.
IMEC moves Si and Ge to 200mm 
Aerial view of IMEC’s growth, shows its latest 
facilities under construction
STMs’ new RF switch integrates with CMOS
STMicroelectronics has released
details of a technology that uses
MEMS techniques to integrate
high performance RF switches
into circuits, fabricated using
standard CMOS technology.
The new RF switch promises to
enhance the performance of
mobile phones and similar
portable terminals where effi-
cient RF switching is required
to minimise power consump-
tion and so extend battery life.
The “Above IC” microswitch
solution was jointly developed
by STMicroelectronics and its
long-term research partner CEA-
LETI at the STM Crolles 1 fab.
To demonstrate the integration
of the new RF-MEMS switch in a
SoC design, prototypes were
fabricated using an industrial
BiCMOS technology for the
driver circuit which is used for
the thermal actuation and elec-
trostatic clamping.
The actual MEMS switch is fabri-
cated above the chip, that is, after
all the standard CMOS process
stages have been completed. As a
result, it  requires no specialised
bonding techniques.
Following the successful 
fabrication and characterisation
of the first prototypes, STM and
CEA-LETI are now working to
further optomise their various 
technologies.
Work is now being focused on
optimising the electrostatic
hold function. Attention is
being given to further develop-
ing wafer-level packaging. A
final development to really
increase cost-effectiveness will
be by successfully reducing the
number of masks required to
produce the newly developed
RF switch.
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